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Abstract 
An arithmetic logic unit (ALU) is at the heart of a modern microprocessor, and the adder cell is the elementary unit of 
an ALU. In this paper, we design an ALU which mainly consists of two adders. This design takes advantage of 
Adaptive Logic Module (ALM) architecture. And we employ verilog to describe the ALU. So the design code can be 
used as a soft-core. To efficiently implement adders, we directly use the Library of Parameterized Modules (LPM) 
megafunction to configure the desired adders. In addition, our ALU is two-stage pipelined design. As a result, 
simulations show the design is credible and stable. 
© 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of Harbin University 
of Science and Technology 
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1. Introduction 
In computing, an arithmetic logic unit is a digital circuit that performs arithmetic and logical 
operations. The ALU is a fundamental building block of the central processing unit (CPU) [1]. With the 
development of programmable logic devices, FPGA application has become increasingly widespread. 
And kinds of cpu core have been embedded in the FPGA array to create a System-on-a-Programmable-
Chip (sopc), such as NiosII OpenRSIC and  MicroBlaze etc [2].  
Since the ALU is at the heart of a cpu core, to design FPGA-based ALU has important practical 
significance.  Some has done this, for example, Paul Metzgen[3] has designed a high performance 32-bit 
ALU for niosII, but it is not free. Jason Yu [4] has also designed an ALU for his soft cpu, but the ALU is 
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custom for vector processing and doesn’t consider completely for the compare instructions. In order to 
make the ALU more general and useful, we only implement basic instructions. 
As any complex operations are eventually converted into addition to compute, so the adder cell is the 
basic unit of an ALU, and its size and speed are often significant contributors to the overall ALU’s cost 
and performance [5]. In order to save FPGA resources utilization and get better performance, we directly 
take advantage of the ALM architecture to construct the ALU and use the LPM Megafunction to 
configure our desired adders. And the ALU core was developed in verilog HDL, so it offered the 
opportunity of adding special optimized hardware blocks for various operations. 
This paper is organized as follows. Section 2.1 will describe the ALM and the LPM_ADD_SUB 
Megafunction. Section 2.2 will describe the details of the ALU design and parts of the verilog design code. 
Section 2.3 will give the simulation result that shows the design is right. 
2. The ALU design 
2.1. The ALM and the LPM_ADD_SUB megafunction 
The ALM is the basic building block of logic in the Altera’s Stratix and Arria series FPGA. It 
provides advanced features with efficient logic utilization. Each ALM consists of combinational logic, 
two registers, and two adders [6]. Our ALU design is based on the ALM architecture and includes two 
adders. About the dedicated adders, The Altera company supplies the LPM_ADD_SUB integer arithmetic 
Megafunction[7], which offers the convenience of performing mathematical operations on FPGA through 
parameter function. The LPM_ADD_SUB is one of the LPM megafunctions. These functions offer 
efficient logic synthesis and device implementation. Figure 1 shows the structure of ALM and the port for 
LPM_ADD_SUB megafuction.   
       
Fig.1. (a)The Adaptive Logic Module (ALM) Block Diagram; (b) LPM_ADD_SUB  Megafunction  
2.2. Structure and the Functional Description  
The ALU, taking advantage of the ALM architecture, mainly consists of two adders, and it performs all 
the operations through the two adders. The first adder performs normal arithmetic instructions, while the 
second adder implements logical operations. According to the ALM, figure 2 shows the ALU structure. 
We directly use the LPM_ADD_SUB Megafunction to configure our desired adder. The verilog 
instance code is as follows. When add_sub =0, the operation is A – B, or the operation is A + B. The 
width of the adder, and it is also the ALU’s width, can be configured by the parameter “lpm_width”.
lpm_add_sub ALU_adder 
(      .dataa     ( InA ),               .datab       ( InB ),         .cin    ( ~add_sub),  
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 .result      ( adderOut ),     .cout         (Cout ),        .overflow   ( Overflow ) 
// synopsys translate_off, 
 .add_sub(),  .clken (),  .clock (),  .aclr () 
// synopsys translate_on  ); 
defparam ALU_adder.lpm_width = ALU_WIDTH. 
And as shown in the figure 2, the ALU is two-stage Pipelined design. The first stage is to complete the 
Instruction operations and register the corresponding results, the second stage is to output the results 
according to the instruction opcode. When at the first stage, the two adders work independently and 
simultaneously, and as long as the input changes, then they will generate their respective result. Then at 
the second stage the ALU outputs result through the select logic.  
Fig.2. the architecture of  ALU design  
Table 1 ALU instruction  
inA1 inB1 arithResult inA2 inB2 logicResult instruction aluResult
Arithmetic instruction 
A B A + B A&B 0 A&B 
add
（000000） arithResult
A ~B A – B ~A B B – A 
sub
（000001） arithResult




















Logical  instruction 
A B A + B A&B 0 A&B and(000100) logicalResult 
A B A + B A|B 0 A|B or(000110) logicalResult 
A B A – B A^B 0 A^B Xor(000111) logicalResult 
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The function of the ALU supports the basic fixed-point arithmetic and logical operations, add/sub, and, 
or, xor, and specially supports maximum/minimum, absolute value/absolute difference, and comparisons. 
The above table 1 shows the details of the ALU design. As the table 1 shown, inA1, inB1 and inA2, inB2 
are inputs of the two adders; arithResult is the output of the adder1; logicalResult is the output of the 
adder2. And the aluResult port outputs the end result of the ALU. The instruction opcode or control lines 
define the function to be performed on inA and inB. 
For add and sub instructions, it will select the arithResult as the aluResult. Attention sub instruction, 
inB1=~B. Because the machine code is two's complement .
_
( ) 1A B A B A B− = + − = + + . The logical 
instructions and, or, xor are executed by the second adder. It need to clear inB2 to 0 and set inA2 to the 
logic expression. For min/max and abs/absdif instructions, they all base on subtraction operation and need 
to do comparison. About the abs/absdif instructions, their aluResult output is determined by whether the 
logicalResult of adder2 is positive or not. When the logicalResult is negative, aluResult = arithResult; 
when the logicalResult is positive, aluResult = logicalResult. About the min/max instructions, it is the 
same method to judge the aluResult. For example, the min instruction, when the logicalResult is positive, 
aluResult = arithResult, and when the logicalResult is negative, aluResult = inB. Here inB bypasses the 
first stage of the ALU, and directly be transferred  to the second stage. 
In addition to the resulting output of ALU, there are flags output. The flags of ALU generally include 
binary cout, overflow, negative and zero. Cout is used to indicate the carry_out or borrow_in for unsigned 
operation; Overflow is used to indicate the results exceed the available precision for signed operation. 
These signs show the current state of ALU components, and this state will affect the following CPU 
operation [8].Here we only analyze the impact of compare instructions on the flag, because the CMP 
instruction is very important and representative. Our ALU supports less than, less than or equal, equal and 
not equal instructions. 
The CMP instruction is based on the subtraction operation. Its implementation process and the 
requirements of the operands are as same as the SUB instruction, only with one difference that the CMP 
instruction does not save the operation result. Because it only concerns about the flag result. The CMP 
instructions base on A – B and get the cmpflag result from adder1. By detecting the subtractor result 
output, we can get whether the two inputs are equal or not. When not equal, it will be divided into signed 
and unsigned comparison. We set the signal “adderOutNegative” to judge the result of A–B  positive or 
negative. When positive, adderOutNegative = 0, A>B; when negative, adderOutNegative = 1,A<B. 
For unsigned comparison, cout reflects the results of the comparison A –B. For subtract, the real carry 
out bit is opposite to the cout bit [9]. When cout=1, it means the bit of borrow_in is 0,so A – B>0 ,A>B ; 
when cout=0, it means the bit of borrow_in is 1,so A – B<0 A<B. So we get: adderOutNegative = ~cout. 
For signed comparison, there are also two cases due to the overflow port of LPM_ADD_SUB. When 
overflow = 0, the result of the adderout is in the available precision, so the highest bit of the adderout 
which represents the Sign Flag(SF) is right. When SF=0, that is adderOutNegative=0, A>B; When SF=1, 
that is adderOutNegative = 1, A<B. When overflow = 1, the result of the adderout exceeds the available 
precision, so Sign Flag(SF) is wrong. When SF=0, that is adderOutNegative=1, A<B; When SF=1, that is 
adderOutNegative = 0, A>B. 
Here the code for zero and result negative detection. Symbol *_s2 means second stage of the pipeline. 
// Zero detection 
assign  adderOutIsZero_s2 = (adderOut_s2 == 0) ? 1'b1 : 1'b0; 
// Result negative detection  
always @(*)   
begin
if (signedOp)  
begin
       if(~adderOverflow) 
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   adderOutNegative_s2 = (adderOut_s2[ALU_WIDTH-1] == 1'b1) ? 1'b1 : 1'b0; 
       else  
           adderOutNegative_s2 = (adderOut_s2[ALU_WIDTH-1] == 1'b1) ? 1'b0 : 1'b1; 
  end 
else
   adderOutNegative_s2 = ~adderCout_s2; 
end
2.3. Simulation and verification 
The design is simulated under the modelsim6.5e. For convenience, we configure the data width is 4 
bits. Through parameter “ALU_adder.lpm_width”, we can also configure the ALU to 8 bits, 16bits and 
more bits. In the wave figure 3, the ALUop=010001 represents the “equal” compare instruction and 
ALUop=010101 represents the “less than” compare instruction. 
Fig.3.ALU simulation wave graphic 
3. Conclusion 
We have presented the ALU design and analyzed the ALU instructions, which base on ALM 
architecture and use the LPM_ADD_SUB Megafunction. This method makes full use of the FPGA 
advanced features with efficient logic utilization. The ALU core was described in verilog, so it offered the 
opportunity to extend other functions, such as multiplication and division. After repeated verification, the 
simulations show the function is credible and stable.  
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